您現在的位置：首頁 > 技術方案 >工業控制 > 基于AMIC110多協議可編程工業通信處理器的32位Sitara ARM MCU開發方案

基于AMIC110多協議可編程工業通信處理器的32位Sitara ARM MCU開發方案

來源：

2017-10-13

類別：工業控制

13709

拍明

TI公司的AMIC110是多協議可編程工業通信處理器,為大多數工業以太網和現場總線通信提供隨時可用的解決方案.器件基于ARM Cortex-A8處理器,具有可選擇外設和工業接口,支持高級操作系統(HLOS),Linux?和TI-RTOS以及其它RTOS.器件CPU工作頻率300MHz,具有NEON? SIMD協處理器,集成了32KB L1指令和32KB數據緩存,256KB L2高速緩存,176KB引導ROM,64KB專用RAM,主要用在工業通信,連接工業設備和底板I/O.本文介紹了AMIC110主要特性,功能框圖,以及工業通信引擎AMIC110 ICE主要特性,框圖,電路圖,材料清單和PCB元件布局圖.

The AMIC110 device is a multiprotocol programmable industrial communications processor providingready-to-use solutions for most industrial Ethernet and fieldbus communications slaves, as well as somemasters. The device is based on the ARM Cortex-A8 processor, peripherals, and industrial interfaceoptions. The device supports high-level operating systems (HLOS). Linux? and TI-RTOS are available freeof charge from TI. Other RTOS are also offered by TI ecosystem partners. The AMIC110 microprocessoris an ideal companion communications chip to the C2000 family of microcontrollers for connected drives.

The AMIC110 microprocessor contains the subsystems shown in Figure 1 and a brief description ofeach follows:The microprocessor unit (MPU) subsystem is based on the ARM Cortex-A8 processor. The PRU-ICSS isseparate from the ARM core, allowing independent operation and clocking for greater efficiency andflexibility. The PRU-ICSS enables additional peripheral interfaces and real-time protocols such asEtherCAT, PROFINET IRT, EtherNet/IP, PROFIBUS, Ethernet Powerlink, Sercos III, and others.

Additionally, the programmable nature of the PRU-ICSS, along with its access to pins, events and allsystem-on-chip (SoC) resources, provides flexibility in implementing fast, real-time responses, specializeddata handling operations, custom peripheral interfaces, and in offloading tasks from the other processorcores of SoC.

AMIC110主要特性:

? Up to 300-MHz Sitara? ARM? Cortex?-A8 32?BitRISC Processor

– NEON? SIMD Coprocessor

– 32KB of L1 Instruction and 32KB of Data CacheWith Single-Error Detection (Parity)

– 256KB of L2 Cache With Error Correcting Code(ECC)

– 176KB of On-Chip Boot ROM

– 64KB of Dedicated RAM

– Emulation and Debug - JTAG

– Interrupt Controller (up to 128 InterruptRequests)

? On-Chip Memory (Shared L3 RAM)

– 64KB of General-Purpose On-Chip MemoryController (OCMC) RAM

– Accessible to All Masters

– Supports Retention for Fast Wakeup

? External Memory Interfaces (EMIF)

– mDDR(LPDDR), DDR2, DDR3, DDR3LController:

– mDDR: 200-MHz Clock (400-MHz Data Rate)

– DDR2: 266-MHz Clock (532-MHz Data Rate)

– DDR3: 400-MHz Clock (800-MHz Data Rate)

– DDR3L: 400-MHz Clock (800-MHz DataRate)

– 16-Bit Data Bus

– 1GB of Total Addressable Space

– Supports One x16 or Two x8 Memory DeviceConfigurations

– General-Purpose Memory Controller (GPMC)

– Flexible 8-Bit and 16-Bit AsynchronousMemory Interface With up to Seven Chip

Selects (NAND, NOR, Muxed-NOR, SRAM)

– Uses BCH Code to Support 4-, 8-, or 16-BitECC

– Uses Hamming Code to Support 1-Bit ECC

– Error Locator Module (ELM)

– Used in Conjunction With the GPMC toLocate Addresses of Data Errors from

Syndrome Polynomials Generated Using aBCH Algorithm

– Supports 4-, 8-, and 16-Bit per 512-ByteBlock Error Location Based on BCH

Algorithms

? Programmable Real-Time Unit Subsystem andIndustrial Communication Subsystem (PRU-ICSS)

– Supports Protocols such as EtherCAT?,PROFIBUS, PROFINET, EtherNet/IP?, and

– Two Programmable Real-Time Units (PRUs)

– 32-Bit Load/Store RISC Processor Capableof Running at 200 MHz

– 8KB of Instruction RAM With Single-ErrorDetection (Parity)

– 8KB of Data RAM With Single-Error Detection(Parity)

– Single-Cycle 32-Bit Multiplier With 64-BitAccumulator

– Enhanced GPIO Module Provides Shift-In/Out Support and Parallel Latch on External

Signal

– 12KB of Shared RAM With Single-ErrorDetection (Parity)

– Three 120-Byte Register Banks Accessible byEach PRU

– Interrupt Controller (INTC) for Handling SystemInput Events

– Local Interconnect Bus for Connecting Internaland External Masters to the Resources Insidethe PRU-ICSS

– Peripherals Inside the PRU-ICSS:

– One UART Port With Flow Control Pins,Supports up to 12 Mbps

– One Enhanced Capture (eCAP) Module

– Two MII Ethernet Ports that Support IndustrialEthernet, such as EtherCAT

– One MDIO Port

? Power, Reset, and Clock Management (PRCM)Module

– Controls the Entry and Exit of Stand-By andDeep-Sleep Modes

– Responsible for Sleep Sequencing, PowerDomain Switch-Off Sequencing, Wake-Up

Sequencing, and Power Domain Switch-OnSequencing

– Clocks

– Integrated 15- to 35-MHz High-FrequencyOscillator Used to Generate a Reference

Clock for Various System and PeripheralClocks

– Supports Individual Clock Enable and DisableControl for Subsystems and Peripherals toFacilitate Reduced Power Consumption

– Five ADPLLs to Generate System Clocks(MPU Subsystem, DDR Interface, USB and

Peripherals [MMC and SD, UART, SPI, I2C],L3, L4, Ethernet, GFX [SGX530], LCD Pixel

Clock (1))

– Power

– Two Nonswitchable Power Domains (Real-Time Clock [RTC], Wake-Up Logic[WAKEUP])

– Three Switchable Power Domains (MPUSubsystem [MPU], SGX530 [GFX](1),

Peripherals and Infrastructure [PER])

– Implements SmartReflex? Class 2B for CoreVoltage Scaling Based On Die Temperature,Process Variation, and Performance(Adaptive Voltage Scaling [AVS])

– Dynamic Voltage Frequency Scaling (DVFS)

? Real-Time Clock (RTC)

– Real-Time Date (Day-Month-Year-Day of Week)and Time (Hours-Minutes-Seconds) Information

– Internal 32.768-kHz Oscillator, RTC Logic and1.1-V Internal LDO

– Independent Power-on-Reset(RTC_PWRONRSTn) Input

– Dedicated Input Pin (EXT_WAKEUP) forExternal Wake Events

– Programmable Alarm Can be Used to GenerateInternal Interrupts to the PRCM (for Wakeup) orCortex-A8 (for Event Notification)

– Programmable Alarm Can be Used WithExternal Output (PMIC_POWER_EN) to Enablethe Power Management IC to Restore Non-RTCPower Domains

? Peripherals

– Up to Two USB 2.0 High-Speed OTG PortsWith Integrated PHY

– Up to Two Controller-Area Network (CAN) Ports

– Supports CAN Version 2 Parts A and B

– Up to Two Multichannel Audio Serial Ports(McASPs)

– Transmit and Receive Clocks up to 50 MHz

– Up to Four Serial Data Pins per McASP PortWith Independent TX and RX Clocks

– Supports Time Division Multiplexing (TDM),Inter-IC Sound (I2S), and Similar Formats

– Supports Digital Audio Interface Transmission(SPDIF, IEC60958-1, and AES-3 Formats)

– FIFO Buffers for Transmit and Receive (256Bytes)

– Up to Six UARTs

– All UARTs Support IrDA and CIR Modes

– All UARTs Support RTS and CTS FlowControl

– UART1 Supports Full Modem Control

– Up to Two Master and Slave McSPI SerialInterfaces

– Up to Two Chip Selects

– Up to 48 MHz

– Up to Three MMC, SD, SDIO Ports

– 1-, 4- and 8-Bit MMC, SD, SDIO Modes

– MMCSD0 has Dedicated Power Rail for 1.8?Vor 3.3-V Operation

– Up to 48-MHz Data Transfer Rate

– Supports Card Detect and Write Protect

– Complies With MMC4.3, SD, SDIO 2.0Specifications

– Up to Three I2C Master and Slave Interfaces

– Standard Mode (up to 100 kHz)

– Fast Mode (up to 400 kHz)

– Up to Four Banks of General-Purpose I/O(GPIO) Pins

– 32 GPIO Pins per Bank (Multiplexed WithOther Functional Pins)

– GPIO Pins Can be Used as Interrupt Inputs(up to Two Interrupt Inputs per Bank)

– Up to Three External DMA Event Inputs that canAlso be Used as Interrupt Inputs

– Eight 32-Bit General-Purpose Timers

– DMTIMER1 is a 1-ms Timer Used forOperating System (OS) Ticks

– DMTIMER4–DMTIMER7 are Pinned Out

– One Watchdog Timer

– 12-Bit Successive Approximation Register(SAR) ADC

– 200K Samples per Second

– Input can be Selected from any of the EightAnalog Inputs Multiplexed Through an 8:1

Analog Switch

– Up to Three Enhanced High-Resolution PWMModules (eHRPWMs)

– Dedicated 16-Bit Time-Base Counter WithTime and Frequency Controls

– Configurable as Six Single-Ended, Six Dual-Edge Symmetric, or Three Dual-Edge

Asymmetric Outputs

? Device Identification

– Contains Electrical Fuse Farm (FuseFarm) ofWhich Some Bits are Factory Programmable

– Production ID

– Device Part Number (Unique JTAG ID)

– Device Revision (Readable by Host ARM)

? Debug Interface Support

– JTAG and cJTAG for ARM (Cortex-A8 andPRCM), PRU-ICSS Debug

– Supports Device Boundary Scan

– Supports IEEE 1500

? DMA

– On-Chip Enhanced DMA Controller (EDMA) hasThree Third-Party Transfer Controllers (TPTCs)and One Third-Party Channel Controller(TPCC), Which Supports up to 64

Programmable Logical Channels and EightQDMA Channels. EDMA is Used for:

– Transfers to and from On-Chip Memories

– Transfers to and from External Storage(EMIF, GPMC, Slave Peripherals)

? Inter-Processor Communication (IPC)

– Integrates Hardware-Based Mailbox for IPC andSpinlock for Process Synchronization BetweenCortex-A8, PRCM, and PRU-ICSS

– Mailbox Registers that Generate Interrupts

– Four Initiators (Cortex-A8, PRCM, PRU0,PRU1)

– Spinlock has 128 Software-Assigned LockRegisters

? Security

– Secure Boot

? Boot Modes

– Boot Mode is Selected Through BootConfiguration Pins Latched on the Rising Edge

of the PWRONRSTn Reset Input Pin

? Package:

– 324-Pin S-PBGA-N324 Package(ZCZ Suffix), 0.80-mm Ball Pitch

AMIC110應用:

? Industrial Communications

? Connected Industrial Drives

? Backplane I/O

AMIC110功能框圖.png

圖1.AMIC110功能框圖

AMIC110工業通信引擎AMIC110 ICE

The AMIC110 Industrial Communications Engine (ICE) is a development platform targeted at industrial communications and industrial ethernet in particular. Key to the AMIC110 ICE is the Sitara AMIC110 SoC that features ARM? Cortex?-A8 Processor along with the Programmable-Realtime Unit Industrial Communications Sub-System (PRU-ICSS) that enables the integration of real-time industrial protocols, without needing ASIC or FPGA. With a boosterpack form factor, the AMIC110 ICE can be used in conjunction with C2000 Launch pads for developing solutions for Connected Motor Drives, as well as Industrial Sensors and IOs in Factory Automation.

工業通信引擎AMIC110 ICE主要特性:

? AMIC110 is based on the Sitara ARM Cortex-A8 32-bit RISC processor at 300 MHz

? 512MB of DDR3

? 8MB of SPI Flash

? 32KB of I2C EEPROM

? Two 10/100 industrial Ethernet connectors with external magnetics

? RoHS compliant design

? 20-pin JTAG header to support all types of external emulators

? EMC compliant, industrial temperature dual-port EtherCAT slave with an SPI interface

? 5-V input supply, single-chip power management IC (TPS650250) to power the entire board

? AMIC110 can be configured to boot EtherCAT firmware from SPI Flash and also supports boot throughthe SPI host processor

? No DDR or other external RAM required when the EtherCAT slave stack runs on an external hostprocessor (such as the C2000?)